

What is claimed is:

1. A magnetic random access memory (MRAM) device,
5 comprising:

an array of magnetic memory cells that store
data as different values of impedance;

a grid of bit and word lines for selectively
accessing data in the array of magnetic memory cells; and

10 a plurality of corresponding resistors each
placed in series with ones of the magnetic memory cells
and the bit and word lines;

wherein, the corresponding resistors cause
localized heating of selected ones of the magnetic memory
15 cells that assists in their switching.

2. The MRAM of claim 1 wherein:

the plurality of corresponding resistors are
such that the thermal conduction path is modified to
20 reduce heatsinking of the selected ones of the magnetic
memory cells into the grid of bit and word lines.

3. The MRAM of claim 1 wherein:

the plurality of corresponding resistors are
25 such that the electrical conductivity is modified to cause
electro-resistive heating of the selected ones of the
magnetic memory cells.

4. The MRAM of claim 1, wherein:

30 the plurality of corresponding resistors
comprise a plurality of spacers, each spacer connecting a
line with a respective one of said magnetic memory cells,
each spacer having a connection face that has a perimeter
portion that is electrically conductive and a core portion
35 that is thermally insulating so as to form barriers for
heat conduction from the memory cells thereby easing cell
state switching.

5. The MRAM as claimed in claim 4 wherein the conductive perimeter portion has a cross-sectional area smaller than that of the memory cell.

5

6. The MRAM of claim 3 wherein:
the electrically conducting perimeter portion is created by an isotropic etch process that removes electrically conductive material from a core portion of the spacer.

10

7. The MRAM of claim 6 wherein:
the electrically conductive perimeter portion comprises a narrow ridge of conductive material through which electrical connection to the memory cell is established.

15

8. The MRAM of claim 1, wherein:
the plurality of corresponding resistors comprise a plurality of spacers, each spacer connecting a line with a respective one of said magnetic memory cells, each spacer having a connection face that has a perimeter portion that is thermally insulating and a core portion that is electrically conductive so as to form barriers for heat conduction from the memory cells thereby easing cell state switching.

25

9. The MRAM as claimed in claim 8 wherein the conductive core portion has a cross-sectional area smaller than that of the memory cell.

10. The MRAM of claim 8 wherein:

30

the electrically conductive core portion is formed by etching a hole into an insulating material using an isotropic etch process and filling the hole with an electrically conductive material through which connection to the memory cells is established.

35

12. The MRAM of claim 1, wherein:

the plurality of corresponding resistors comprise a plurality of spacers, each spacer connecting a line with a respective one of said magnetic memory cells, each spacer having a connection face that uses a thermally insulating material so as to form barriers for heat conduction from the memory cells thereby easing cell state switching.

13. The MRAM of claim 1, wherein:

10 the corresponding resistors are formed as areas of reduced cross-section of the lines in the grid.

14. The MRAM of claim 13 wherein:

 the reduced cross-sectional area is created by
15 reducing the thickness of one or more conductor lines in the region adjacent one or more magnetic memory cells.

15. The MRAM of claim 13 wherein:

 the reduced cross-sectional area is created by
20 narrowing the width of one or more conductor lines in a region adjacent one or more magnetic memory cells.

16. A magnetic random access memory (MRAM) device, comprising:

25 an array of magnetic memory cells that store data as different values of impedance;
 a grid of bit and word lines for selectively accessing data in the array of magnetic memory cells; and
 a plurality of spacers, each spacer connecting
30 a line with a respective one of said magnetic memory cells, each spacer having a connection face that has a recess which is filled with an electrically insulating material to increase the electrical resistance of the spacers to generate heat when a current passes through the
35 spacers which can be utilized to ease cell state switching.

17. A magnetic random access memory (MRAM) device,
comprising:

an array of magnetic memory cells that store
5 data as different values of impedance;

a grid of bit and word lines for selectively
accessing data in the array of magnetic memory cells; the
grid having a plurality of thermally and electrically
resistive portions which provide connections to the
10 magnetic memory cells;

wherein the resistive portions increase the thermal
resistance for heat generated by each memory cell and
during operation provide localized heating of active
memory cells to ease cell state switching.

15

18. A method for making MRAM devices, comprising:

reducing heat conduction from memory cells in
an MRAM array using spacers that connect the memory cells
to bit and word lines, and which have only narrow
20 electrically and thermally conductive pathways through
which heat can be conducted, wherein localized heat in the
memory cells will linger to ease cell state switching.

19. A method for operating MRAM devices, comprising:

25 conducting an electrical current through narrow
portions of a spacer that connects memory cells of an MRAM
array with bit and word lines so that heat is resistively
generated in the narrow portions; and

using the generated heat to ease cell state
30 switching of memory cells.

20. A method of making MRAM devices comprising memory
cells and a grid of word and bit lines and spacers that
connect the word and bit lines with respective ones of the
35 memory cells, the method comprising the step of:

etching a recess into a connection face of each spacer using an isotropic etch process so that a narrow ridge remains through which a narrowed connection is established.